


### System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon)

By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba



System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.

This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

- Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
- Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
- Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
- Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
- Practical problems at the end of each chapter for students.

## System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon)

By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba

System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba

Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost.

This book is a comprehensive guide to new VLSI Testing and Design-for-Testability techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly System-on-Chip Test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.

- Emphasizes VLSI Test principles and Design for Testability architectures, with numerous illustrations/examples.
- Most up-to-date coverage available, including Fault Tolerance, Low-Power Testing, Defect and Error Tolerance, Network-on-Chip (NOC) Testing, Software-Based Self-Testing, FPGA Testing, MEMS Testing, and System-In-Package (SIP) Testing, which are not yet available in any testing book.
- Covers the entire spectrum of VLSI testing and DFT architectures, from digital and analog, to memory circuits, and fault diagnosis and self-repair from digital to memory circuits.
- Discusses future nanotechnology test trends and challenges facing the nanometer design era; promising nanotechnology test techniques, including Quantum-Dots, Cellular Automata, Carbon-Nanotubes, and Hybrid Semiconductor/Nanowire/Molecular Computing.
- Practical problems at the end of each chapter for students.

System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba Bibliography

Sales Rank: #2620249 in BooksPublished on: 2007-12-04Original language: English

• Number of items: 1

• Dimensions: 9.25" h x 1.60" w x 7.66" l, 3.48 pounds

• Binding: Hardcover

• 896 pages

**<u>Download</u>** System-on-Chip Test Architectures, Volume .: Nanom ...pdf

Read Online System-on-Chip Test Architectures, Volume .: Nan ...pdf

Download and Read Free Online System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba

#### **Editorial Review**

About the Author

Laung-Terng Wang, Ph.D., is founder, chairman, and chief executive officer of SynTest Technologies, CA. He received his EE Ph.D. degree from Stanford University. A Fellow of the IEEE, he holds 18 U.S. Patents and 12 European Patents, and has co-authored/co-edited two internationally used DFT textbooks- VLSI Test Principles and Architectures (2006) and System-on-Chip Test Architectures (2007).

#### **Users Review**

#### From reader reviews:

#### **Luz Davis:**

A lot of people always spent their free time to vacation or even go to the outside with them family or their friend. Do you realize? Many a lot of people spent they will free time just watching TV, or playing video games all day long. If you need to try to find a new activity here is look different you can read a new book. It is really fun for you. If you enjoy the book that you simply read you can spent the whole day to reading a publication. The book System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) it doesn't matter what good to read. There are a lot of those who recommended this book. They were enjoying reading this book. If you did not have enough space to deliver this book you can buy typically the e-book. You can m0ore easily to read this book from the smart phone. The price is not too expensive but this book offers high quality.

#### **Matthew Williams:**

Playing with family in a very park, coming to see the ocean world or hanging out with buddies is thing that usually you will have done when you have spare time, and then why you don't try point that really opposite from that. Just one activity that make you not sense tired but still relaxing, trilling like on roller coaster you have been ride on and with addition of knowledge. Even you love System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon), you may enjoy both. It is excellent combination right, you still need to miss it? What kind of hang type is it? Oh can occur its mind hangout fellas. What? Still don't have it, oh come on its named reading friends.

#### Willie Alford:

In this time globalization it is important to someone to receive information. The information will make you to definitely understand the condition of the world. The health of the world makes the information much easier to share. You can find a lot of sources to get information example: internet, newspaper, book, and soon. You will observe that now, a lot of publisher that will print many kinds of book. The book that recommended for you is System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) this publication consist a lot of the information with the condition of this world now. This specific book was represented so why is the world has grown up. The words styles that writer use for

explain it is easy to understand. Often the writer made some analysis when he makes this book. Honestly, that is why this book acceptable all of you.

#### Lois Huseby:

Beside this specific System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) in your phone, it might give you a way to get nearer to the new knowledge or info. The information and the knowledge you can got here is fresh through the oven so don't become worry if you feel like an previous people live in narrow community. It is good thing to have System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) because this book offers for you readable information. Do you at times have book but you do not get what it's facts concerning. Oh come on, that won't happen if you have this within your hand. The Enjoyable arrangement here cannot be questionable, just like treasuring beautiful island. Use you still want to miss the idea? Find this book in addition to read it from today!

Download and Read Online System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba #OUJEGAK03ZR

# Read System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba for online ebook

System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba Free PDF d0wnl0ad, audio books, books to read, good books to read, cheap books, good books, online books, books online, book reviews epub, read books online, books to read online, online library, greatbooks to read, PDF best books to read, top books to read System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba books to read online.

Online System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba ebook PDF download

System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba Doc

System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba Mobipocket

System-on-Chip Test Architectures, Volume .: Nanometer Design for Testability (Systems on Silicon) By Laung-Terng Wang, Charles E. Stroud, Nur A. Touba EPub